Standard Cell-Based Ultra-Compact DACs in 40-nm CMOS
نویسندگان
چکیده
منابع مشابه
High-speed photodiodes in 40 nm standard CMOS technology
This work investigates two silicon (Si) photodiodes (PDs) fabricated in 40 nm standard CMOS technology. The basic structure of the proposed Si PD is formed by N+/P-substrate and N-well/P-substrate diodes. The N+/P-substrate PD demonstrates a responsivity of 0.09 A/W and an electrical bandwidth of 3 GHz for 8 V reverse bias at 520 nm. The N-well/P-substrate PD demonstrates a responsivity of 0.24...
متن کامل40-Gb/s 2:1 Multiplexer and 1:2 Demultiplexer in 120-nm Standard CMOS
We present an integrated 2:1 multiplexer and a companion 1:2 demultiplexer in CMOS. Both integrated circuits (ICs) operate up to a bit rate of 40 Gb/s. The 2:1 multiplexer features two in-phase data inputs which are achieved by a master–slave flip-flop and a master–slave–master flip-flop. Current-mode logic is used because of the higher speed compared to static CMOS and the robustness against c...
متن کاملA robust 12T SRAM cell with improved write margin for ultra-low power applications in 40 nm CMOS
Near-threshold operation is garnering growing attention for ultra-low power applications despite the fact the reliability of the near-threshold digital systems warrants unprecedented scrutiny of robustness measures to ensure correct functionality under stringent environmental and manufacturing scattering specifications. In this paper, an ideal theoretical read and write static noise margins (RS...
متن کاملBenchmarking of Standard-Cell Based Memories in the Sub- VT Domain in 65-nm CMOS Technology
In this paper, standard-cell based memories (SCMs) are proposed as an alternative to full-custom sub-VT SRAM macros for ultra-low-power systems requiring small memory blocks. The energy per memory access as well as the maximum achievable throughput in the sub-VT domain of various SCM architectures are evaluated by means of a gate-level sub-VT characterization model, building on data extracted f...
متن کاملOptimized Standard Cell Generation for Static CMOS Technology
Fabrication of an integrated circuit with smaller area, besides reducing the cost of manufacturing, usually causes a reduction in the power dissipation and propagation delay. Using the static CMOS technology to fabricate a circuit that realizes a specific logic function and occupies a minimum space, it must be implemented with continuous diffusion runs. Therefore, at the design stage, an Euleri...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE Access
سال: 2019
ISSN: 2169-3536
DOI: 10.1109/access.2019.2938737